Abstract-Polar coding is known as the first provably capacityachieving coding scheme under low-complexity suboptimal successive cancelation decoding (SCD). The large error-correction capability of finite-length polar codes is mostly achieved with relatively long codes. SCD is the conventional decoder for polar codes and exhibits a quasi-linear complexity in terms of the code length. Practical decoder schemes with low latency are important for high-speed polar coding applications. In this letter, we propose a nonbinary multiple folded SCD scheme to reduce the decoding latency of standard binary polar codes. Multiple foldings were first proposed to improve the efficiency of folded tree maximumlikelihood decoder for Kronecker product-based codes. By successively applying the folding operation κ times on the SCD, for a code length N , the latency is reduced from 2N − 1 to (N/2 κ−1 ) − 1 time slots, assuming full parallelization. We show that multiple folded SCD can be effectively implemented for up to κ = 3 foldings due to memory limitations. This decoder achieves exactly the same performance of the original SCD with significantly reduced latency.
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I. INTRODUCTION

S
HANNON's channel coding theorem proves the existence of capacity-achieving codes without providing an explicit construction [2] . The channel polarization phenomenon introduced in [1] makes the polar codes the first provable capacityachieving coding scheme under a low complexity successive cancelation decoding (SCD) method, which exhibits a quasilinear complexity in terms of the code length. It is interesting to note that the polar codes achieve capacity, as the length grows to infinity, even though SCD is a sub-optimal decoder, (i.e., not maximum likelihood). At finite lengths, the good error correction capability becomes significant only for relatively long polar codes where the implementation of SCD can become challenging due to complexity and latency. On the other hand, industrial predictions that are based on a well-known observation naming Moore's law show that transistor densities and counts in microprocessors double approximately every two or three years. Then it can be accepted that the latency is more critical issue than the space complexity issues. In this case, we consider an advanced scheme to reduce decoding latency using a new design achieving high parallelism at the cost of higher complexity and power consumption.
To overcome these limitations of polar coding, two different research directions have been undertaken. The first direction focuses on SCD implementations with a reduced complexity to extend the code length without major impact on performance. In [3] - [5] specific methods to speed up SCD in hardware have been proposed. In [3] , a specific scheduling in the butterfly structure of SCD was presented to reduce complexity by the use of resource sharing. A semi-parallel decoder was proposed in [4] as a simple architecture for resource sharing with a small increase in latency. In [5] , a decoding schedule of precomputation look-ahead technique was introduced to reduce the latency of SCD by half.
In the second direction of research, higher complexity decoders have been proposed to improve the error performance of relatively shorter polar codes. For example, the sub-optimal performance of the SCD was improved by the list decoder in [6] , the belief propagation in [7] and [8] and the stack algorithms in [9] . Moreover, optimal maximum-likelihood (ML) decoders have been studied in [10] - [12] for polar codes. In [11] , the binary sphere decoding based ML decoder was proposed for short polar codes with code lengths up to 64. Recently, the folding operation applied to the ML tree search was used in [12] to design an efficient ML decoder based on a non-binary tree search strategy for longer Kronecker product based codes, such as polar and Reed-Muller codes of lengths up to 256.
In this letter, we apply the multiple folding operation to SCD to design a new low latency non-binary SCD for binary polar codes. We will refer to this as multiple or κ folded SCD. The butterfly structure is still preserved in the multiple folded SCD and hence the proposed method can be combined with the scheduling methods in [3] . We focus on decoding a standard polar code with frozen bits chosen according to the channel polarization. The proposed multiple folded SCD can also be used for Reed-Muller codes. Since it is known that Reed-Muller codes with SCD is very far from that of polar codes in terms of the error correction capability, we will not consider them in this letter. We show that using κ folding operations, the conventional SCD can be re-designed as a q-ary code SCD with q = 2 2 κ and length N/2 κ . The likelihood ratios used in the (1 + log 2 N ) steps of the conventional SCD architecture, are replaced by the conditional probabilities of the q-ary symbols grouping 2 κ bit using only (1 + log 2 (N/2 κ )) steps in the multiple folded SCD. This provides a significant reduction of the decoder latency to (N/2 κ−1 ) − 1 time slots from 2N − 1 time slots under fully parallel decoder implementation for a code length N . A single folded SCD (i.e. for κ = 1) was presented as a preliminary result in [13] and the dependence of the error performance on the alternative foldings was investigated. Here, we investigate the complexity of the proposed method in terms of the computational and memory requirements. Simulation results show that the proposed decoders can provide the same error performance as in the conventional SCD.
II. SYSTEM MODEL
In this section, we consider the system model of polar codes in additive white Gaussian noise (AWGN) channel. Any given binary polar code with length N is uniquely defined by the number K of information bits and by the set of
T and can be generated as from the information bits
where
. . , N − 1} \ F, are used to transmit the K information bits. The frozen bit indices are selected as the least reliable bits after channel polarization and are determined by the polar code construction method, [1] , [7] . The encoding matrix F ⊗n is the n-fold iterated Kronecker product of the kernel matrix F = 1 1 0 1 .
The transmission rate of the code will be R = K/N which approaches the channel capacity as the code length tends to infinity. We assume that the encoded bits x k are mapped to binary antipodal modulation signals such that '1' → +1, '0' → −1 and the signal vector
T is transmitted over AWGN channel. The received noisy observations are given by the vector y as
where z is the AWGN with zero mean and variance σ 2 and, for a given
). Let n = log 2 N be the number of polarization steps and letd be the estimated information bit vector. The conventional SCD estimates bits in the order α(0), α(1), . . . , α(N − 1), which depends on the bit-reversal operation of SCD architecture in [1] . For example, for a code length N = 8 the order will be α = {0, 4, 2, 6, 1, 5, 3, 7}. Letd 
The main cause of the sub-optimality of SCD is the error propagation due to incorrect decisions.
III. MULTIPLE FOLDED SUCCESSIVE CANCELATION DECODING
Let us first consider the encoding (1) and note that it can be split into two N/2 dimensional equations in terms of F ⊗(n−1) , i.e.,
where the vector d is split N/2 , . . . , d N −1 ) T . This property was first observed by Dumer in [14] for Reed-Muller codes. Equivalently, considering the modulo-2 arithmetic, we have
Hence, we can consider the two binary polar codes with the code length N/2 
Due to its fractal nature, F ⊗(n−1) preserves the same structure of F ⊗n and the folding operation can be repeated multiple times. In general, the folding operation can be successively applied for 1 ≤ κ ≤ n − 1 times. The multiple folding operation (κ ≥ 2) was first introduced in [12] to implement the folded tree maximum-likelihood decoder for polar codes. In this study, we construct a non-binary multiple 
A. Multiple Folded SCD Architecture
The bit decision rule in (3) is transformed to a decision on a group of 2 κ bits ϕ in (7), Fig. 1 shows the folded unit circuit where the conditional probabilities are successively computed from step k to step k + 1 as ϕ : {0, 1, . . . , 2
where the sum is over all vectors ψ of 2 κ bits. Here, W and W denote upper and lower branches of the unit circuit. The second conditional probability is given by
whereφ denotes a previously decided symbol of the upper branch. In this case, the multiple folded-SC decoder only requires (1 + log 2 (N/2 κ )) steps to decide for all the N/2 κ non-binary symbols. The likelihood ratios cannot be used as in the binary case and 2 2 κ dimensional probability vectors need to be stored.
We can now describe the proposed decoding algorithm. In the initialization, κ is fixed to a number in the range 1 to n − 1. Instead of N successive binary decisions, q-ary symbol decisions are made successively for N/2 κ folded partial vectors ϕ. Then, for each decided candidateφ at the last step (k = n − κ), the actual information bits can be computed as
The proposed pseudocode is given in Table I . For each successive q-ary ϕ decision, we need to compute the probabilities W n−κ α(i) (·|ϕ) for all ϕ non-binary candidate symbols, as described in (8) and (9), by the use of all noisy observations y, frozen bits in F and previously made decisionsφ. We should recall that some of the probabilities could be set to zero due to the broadcasted information of frozen bits and previous decisions. This process is accomplished by line-(3) in Table I . Then, the decision on the most likely ϕ can be taken by maximizing the computed probabilities as given by line- (5) in Table I . Thereafter, using the decisionφ made at stage k = n − κ, we can store the decision on the information bit values in the vectord α(I (i)) = F ⊗κφ as given by line- (6) in Table I . Hence, the current decisions can be passed to other levels in the non-binary folded-SCD. One can notice that the well-known butterfly structure of the SCD architecture is still preserved by the non-binary folded-SC decoder for (1 + log 2 (N/2 κ )) steps. It should be noted that in the special case of κ = 0 the proposed decoder is identical to the conventional SCD.
We now compare the decoding latency of the conventional SCD in [1] to the latency of the κ folded SCD. In the construction of the conventional SCD, there are (N/2)(1 + log 2 N ) binary unit circuits and each has 2 processing elements (PEs), one for the upper and one for lower branches for the computation of W and W based on (8) and (9), respectively. On the other hand, the conventional SC decoding scheme can be implemented in (1 + log 2 N ) steps by the use of the butterfly structure and each i-th step has 2 i−1 parallel PEs under the best possible parallelization [1] . Hence, the decoding latency of the conventional SCD is clearly given as
With the κ folded SCD, only (N/2 κ+1 )(1 + log 2 (N/2 κ )) unit circuits are used and each one has two PEs. Then the κ folded SCD has only (1 + log 2 (N/2 κ )) steps, and hence its latency is given by Table II shows the latency and memory and computational complexity requirements.
IV. RESULTS AND DISCUSSION
In this section, we discuss complexity and error performance of the proposed multiple folded-SCD scheme.
The complexity of the κ folded SCD algorithm is determined by the computational complexity of the unit circuits and its memory requirements. It should be noticed that the main contribution of the proposed decoder is the requirement of a lower number of unit circuits with higher complexity, to reduce the latency up to 87%. The conventional SC decoder uses (N/2)(1 + log 2 N ) unit circuits with 4 multiplications to update the log-likelihood ratios. The proposed method with κ folding operations requires only (N/2 κ+1 )(1 + log 2 (N/2 κ )) unit circuits and maximum N/2 κ+1 unit circuits are active in the same time slot with 2 2 κ+1 multiplications to update the conditional probabilities of the q-ary symbols.
For κ = 2 and κ = 3 folding operations for SCD can be seen as an efficient tool to decrease the latency of the polar decoding at the cost of additional complexity and memory requirements. It can be seen that the unit circuits for κ = 4 would need to compute and store 2 2 4 − 1 = 65.535 conditional probabilities for each 2 κ -bit symbol ϕ in all active branches. The representation of conditional probabilities in a practical implementation needs to be more accurate for the case of a large number of κ. Hence, multiple folded SCD for κ ≥ 4 would not be efficient.
Let us now consider the error performance of multiple folded SCD. In [13] , it was shown that the choice of alternative foldings for any given polar code may be crucial on the decoding performance. In fact, some of the frozen information bits in d can be hidden in the folded group ϕ of 2 κ bits. For example, for κ = 2 the four bit groups are
}, where = 1, . . . , N/4. In some cases, frozen bits in d (I ) can not affect the conditional probabilities of the partial vector ϕ. For example, when d (3N/4)−1 is a frozen bit and the others are information bits in the group, there is no visible frozen bit in the group ϕ. It can be seen that the hidden frozen bit, d (3N/4)−1 , can only be taken into account at the last step of the decoding scheme and it is not broadcasted to the other steps. To avoid this problem, the best alternative folding should be selected for a given polar code, so that all frozen bits are visible in ϕ.
In the setup phase, we were able to test suitable alternative foldings that are used to provide folded groups of bits, where all frozen bits are visible (i.e. there are N − K "folded frozen" bits in N/2 κ groups with 2 κ folded bits) for rate 1/2 polar codes of lengths 256 and 512 that are optimized for E b /N 0 = 0 dB. Simulation results in Fig. 2 show that bit error rate (BER) performances are the same under the conventional binary SCD and κ = 3 folded SCD. Same results are obtained for κ = 1, 2.
V. CONCLUSION
To reduce the decoding latency of polar codes, we propose multiple folded SCD that is based on the folding operation of the Kronecker product based codes. In this way, the conventional SCD for a given polar code is re-designed with a nonbinary architecture. The proposed decoding scheme has only (1 + log 2 (N/2 κ )) steps when κ folding operations are applied. Note that no modification is needed at the encoder side. The decoding latency can be significantly reduced from 2N − 1 to (N/2 κ−1 ) − 1. By choosing the proper alternative folding, the same performance of the conventional SCD can be obtained. 
